

18.





Fig. 2






Fig. 4a




Fig. 4b

### Packet of 256 bytes Allocation Matrix Block 0 Block 1 Allocation Matrix VirtualPage VirtualPage JVirtualPage 256-byte VirtualPage VirtualPage 256-byte 512-byte 1 512-byte J Virtual Page VirtualPage VirtualPage AtomicPage AtomicPage 0 1 2 3 4 5 2 4 5 6 Fits Vector Y Index Vector 6 Enable Vecdtor N Fits Vector Y Index Vector 7 Enable Vecdtor N Y 3 Y N Packet of 512 bytes Allocation Matrix Block 0 Block 1 Allocation Matrix |VirtualPage VirtualPage 256-byte VirtualPage VirtualPage ✓ VirtualPage 512-byte VirtualPage 256-byte VirtualPage VirtualPage 512-byte AtomicPage AtomicPage 1 2 0 1 2 3 $\boxtimes$ 4 5 $\boxtimes$ Fits Vector Y Index Vector 6 Enable Vecdtor N Fits Vector Y Index Vector 7 Enable Vecdtor N N

Fig. 5a

## Packet of 1KB Block 0 Allocation Matrix Block 1 Allocation Matrix ZAD VirtualPage S12-byte VirtualPage VirtualPage VirtualPage N VirtualPage 256-byte | VirtualPage VirtualPage 512-byte 256-byte AtomicPage AtomicPage 3 $\boxtimes$ $\boxtimes$ Fits Vector Y Index Vector 6 Enable Vecdtor N Fits Vector Y Index Vector 3 Enable Vecdtor N N Packet of 512 bytes Allocation Matrix Block 0 Allocation Matrix Block 1 512-byte VirtualPage VirtualPage VirtualPage VirtualPage 256-byte VirtualPage XX VirtualPage 256-byte VirtualPage 512-byte AtomicPage AtomicPage 2 3 4 $\boxtimes$ $\boxtimes$ $\boxtimes$ $\boxtimes$ $\boxtimes$ Fits Vector Y Index Vector 6 Enable Vecdtor N 9 0 Y Fits Vector Index Vector N Enable Vecdtor N

Fig. 5b

## 

Fig. 6a





Fig. 6b







Fig. 8



			T			
Queues in each cluster	{0,,31}	{0,,15},,{16,,31}	{0,,7},,{24,,31}	{0,,3},,{28,,31}	{0,1},{2,3},,{30,31}	{0},{1},{31}
# queues / cluster	32	91	&	4	2	_
# clusters	1	2	4	8	16	32
Priority Clusters	0	1	2	3	4	5

Fig. 10 Clustering of queues




Fig. 11 Generic Queueing Architecture

# 

dentifier	Identifier	d		
Outbound Device Identifier	Inbound Device Identifier	Not Used	0	1
InboundDeviceid Field	0	1	2	8

Fig. 12

# TOTAL TOTAL

PriorityClusters	# clusters	RTU Priority
0	1	Queue#>>5 or Cluster# (i.e. always 0)
_	2	Queue#>>4 or Cluster#
2	4	Queue#>>3 or Cluster#
3	8	Queue#>>2 or Cluster#
4	16	Queue#>>2 or Cluster#>>1
5	32	Queue#>>2 or Cluster#>>2

Fig. I.

Never	
Packet is completed (could have been previously probed or not)	t is co
Packet is being processed by the SPU $$ (can be probed or not)	st is be
Never	i.
Packet is being processed by the SPU. This state may happen after a MoveAndReactivate operation on a not-probed packet, or after the packet is inserted by the PMMU (i.e. a new packet)	t is be AndR rted b
Packet is not being processed by the SPU. This state may hapen after a MoveAndReactivate operation on a probed packet.	et is n eAnd]
Never	
Never	*

Fig. 14




Fig. 15






Fig. 16





Word#	Configuration Register Name	Block Affected
0-7	PreloadMaskNumber	
5-63	Reserved	
64-111	PatternMatchingTable (Select and Register	
	Vectors)	
112	Reserved	
448	PatternMatchingTable (EndOfMask bits)	
449	Reserved	
450	PacketAvailableButNoContextPriorityPintEnable	
451	DefaultPacketPriority	
452-453	ContextSpecificPatternMatchingMask0	
454-467	Reserved	
468-469	ContextSpecificPatternMatchingMask1	
470-483	Reserved	
484-485	ContextSpecificPatternMatchingMask2	
486-499	Reserved	
500-501	ContextSpecificPatternMatchingMask3	
502-515	Reserved	
516-517	ContextSpecificPatternMatchingMask4	
518-531	Reserved	
532-533	ContextSpecificPatternMatchingMask5	
534-547	Reserved	RTU
548-549	ContextSpecificPatternMatchingMask6	
550-563	Reserved	
564-565	ContextSpecificPatternMatchingMask7	
566-579	Reserved	
580	PacketAvailableButNoContextIntMapping	
581	StartLoadingRegister	
582	CodeEntryPointSpecial	
583	Reserved	
584	CodeEntryPoint0	
585	CodeEntryPoint1	
586	CodeEntryPoint2	
587	CodeEntryPoint3	
588	CodeEntryPoint4	
589	CodeEntryPoint5	
590	CodeEntryPoint6	
591	CodeEntryPoint7	
592	CodeEntryPoint8	
593	CodeEntryPoint9	
594	CodeEntryPoint10	
595	CodeEntryPoint11	
596	CodeEntryPoint12	


Fig.19a

597	CodeEntryPoint13	Т
598	CodeEntryPoint14	
599	CodeEntryPoint14  CodeEntryPoint15	
600		
	CodeEntryPoint16	
601	CodeEntryPoint17	
602	CodeEntryPoint18	
603	CodeEntryPoint19	
604	CodeEntryPoint20	
605	CodeEntryPoint21	
606	CodeEntryPoint22	
607	CodeEntryPoint23	
608	CodeEntryPoint24	
609	CodeEntryPoint25	
610	CodeEntryPoint26	
611	CodeEntryPoint27	
612	CodeEntryPoint28	
613	CodeEntryPoint29	
614	CodeEntryPoint30	
615	CodeEntryPoint31	
616-767	Reserved	
768	Log2InputQueues	
769	HeaderGrowthOffset	
770	TailGrowthOffset	
771	PacketErrorIntEnable	
772	AutomaticPacketDropIntEnable	
773	reserved	
774	TimeStampEnable	
775-776	VirtualPageEnable	
777-778	Reserved	
779	OverflowAddress	PMMU
780	IntIfNoMoreXsizePages	
781	FirstInputQueue	
782	OverflowEnable	
783	SizeOfOverflowedPacket	
784	SoftwareOwned	
785-786	TimeCounter	
787	ClearError0	
788	ClearError1	
789-799	Reserved	
800-815	MaxActivePackets	
816-927		
928	Reserved	QS
928	IntIfLessThanXpacketIdEntries	→ `
929	PriorityClustering	

Fig. 19b

	Reserved	
930-959		i
960	Freeze	
961	Reset	
962	StatusRegister	
963	BypassHooks	CU
964	InternalStateWrite	
965	InternalStateRead	
963-1023	Reserved	

Fig. 19c



PreloadMaskNumber Configuration Register

Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25





Fig. 26



Block	Command	Operand Fields	Position in Data
PMMU	0: GetSpace	Size	150
PIMIMO	1: FreeSpace	PacketPage	150
	0: InsertPacket	PacketPage	238
		QueueNumber	40
	1: ProbePacket	PacketNumber	70
		Set	8
	2: ExtractPacket	PacketNumber	70
	3: CompletePacket	PacketNumber	70
		Delta	178
		DeviceId	1918
		CRCtype	2120
QS		KeepSpace	22
	4: UpdatePacket	PacketNumber	70
		PacketPage	238
	5: MovePacket	PacketNumber	70
		NewQueueNumber	128
		Reactivate	13
	6: ProbeQueue	QueueNumber	40
	7: ConditionalActivate	PacketNumber	70
	0: GetContext	N/A	N/A
RTU	1: ReleaseContext	N/A	N/A
	2: MaskedLoad	MaskNumber	40
		StartRegisterNumber	95
		PhysicalAddress	4510
	3: MaskedStore	MaskNumber	40
		StartRegisterNumber	95
		PhysicalAddress	4510

Block	Response To Command	Response Fields	Position in Data
PMMU	GetSpace	PacketPage	150
		Success	16
	InsertPacket	Success	0
		PacketNumber	81
	ProbePacket,	Exists	0
	ProbeAndSet	Completed	1
		NextQueue	62
		PacketPage	227
QSY		DeviceId	23
		CRCtype	2524
		Active	26
		Probed	27
		KeepSpace	28
	ProbeQueue	QueueSize	80
	ConditionalActivate	Success	0

Fig. 29




Fig. 30




Fig. 31





Fig. 32 ByPassHooks Configuration Register



Block	Event#	Event Name	Event Data	Event Description
	0	Insert	FreeBufferEntries (3)	A 16-byte chunk of packet
				data is inserted at the tail of
IB				the IB. The event data is the
				number of free entries in this
				buffer before the insertion.
	1	Insert0	FreeBufferEntries0 (3)	A 16-byte chunk of packet
				data is inserted at the tail of
				the OB (device identifier 0).
				The event data is the number
				of free entries in this buffer
ОВ				before the insertion.
OB	2	Insert1	FreeBufferEntries1 (3)	A 16-byte chunk of packet
				data is inserted at the tail of
				the OB (device identifier 0).
				The event data is the number
				of free entries in this buffer
				before the insertion.
	3	PacketAllocSuccess0	PacketSize (16)	The PMMU successfully
				allocates a consecutive space
				in block 0 of the LPM for a
				packet of PacketSize bytes
				coming from the network
				input interface.
	4	PacketAllocSuccess1	PacketSize (16)	The PMMU successfully
				allocates a consecutive space
				in block 1 of the LPM for a
				packet of PacketSize bytes
				coming from the network
PMMU				input interface.
	5	PacketAllocSuccess2	PacketSize (16)	The PMMU successfully
				allocates a consecutive space
				in block 2 of the LPM for a
				packet of PacketSize bytes
				coming from the network
		D 7 .417 G =	D 1 0 40	input interface.
	6	PacketAllocSuccess3	PacketSize (16)	The PMMU successfully
				allocates a consecutive space
				in block 3 of the LPM for a
				packet of PacketSize bytes
				coming from the network
			L	input interface.

Fig. 34

	7	PacketAllocFail	LPMfreeWords (16)	The PMMU failed in allocating
				space in the LPM for a packet
				coming from the network input
				interface. The event data is the
				total number of words (4 bytes)
				free in the LPM.
	8	PacketAllocFail	PacketSize (16)	The PMMU failed in allocating
				space in the LPM for a packet of
				PacketSize bytes coming from the
P				network input interface.
M	9	PacketAllocFailDrop	PacketSize (16)	The PMMU failed in allocating
M		F		space in the LPM for a packet of
U				PacketSize bytes coming from the
				network input interface; the
				packet is dropped
	10	PacketAllocFailOverflo	PacketSize (16)	The PMMU failed in allocating
		w		space in the LPM for a packet of
				PacketSize bytes coming from the
				network input interface; the
				packet is overflowed.
	11	Alloc256Fail0	BlockOFreeBytes (16)	The allocation of a packet of 2-
				255 bytes failed in block 0 of
				LPM.
	12	Alloc256Fail1	Block1FreeBytes (16)	The allocation of a packet of 2-
1				255 bytes failed in block 1 of
				LPM.
1 1	13	Alloc256Fail2	Block2FreeBytes (16)	The allocation of a packet of 2-
			3 1 7	255 bytes failed in block 2 of
				LPM.
	14	Alloc256Fail3	Block3FreeBytes (16)	The allocation of a packet of 2-
			]	255 bytes failed in block 3 of
				LPM.
	15	Alloc512Fail0	BlockOFreeBytes (16)	The allocation of a packet of
			1	256-511 bytes failed in block 0
				of LPM.
	16	Alloc512Fail1	Block1FreeBytes (16)	The allocation of a packet of
				256-511 bytes failed in block 1
				of LPM.
	17	Alloc512Fail2	Block2FreeBytes (16)	The allocation of a packet of
			9()	256-511 bytes failed in block 2
				of LPM.
				0. 2.2. 1.2.

ion of a packet bytes failed in LPM.
.PM.
ion of a packet
3 bytes failed in
LPM.
ion of a packet
3 bytes failed in
LPM.
on of a packet
3 bytes failed in
PM.
on of a packet
B bytes failed in
.PM.
on of a packet
47 bytes failed
f LPM.
on of a packet
17 bytes failed
f LPM.
on of a packet
17 bytes failed
f LPM.
on of a packet
7 bytes failed
f LPM.
on of a packet
5 bytes failed
f LPM.
on of a packet
5 bytes failed
f LPM.
on of a packet
5 bytes failed
f LPM.
on of a packet
5 bytes failed
f LPM.
on of a packet
83 bytes failed
f LPM.
on of a packet
83 bytes failed
f LPM.

Fig. 36

	33	Alloc16KFail2	Block2FreeBytes (16)	The allocation of a packet of 4096-16383 bytes failed in block 2 of LPM.
	34	Alloc16KFail3	Block3FreeBytes (16)	The allocation of a packet of 4096-16383 bytes failed in block 3 of LPM.
	35	Alloc64KFail0	Block0FreeBytes (16)	The allocation of a packet of 16384-65535 bytes failed in block 0 of LPM.
	36	Alloc64KFail1	Block1FreeBytes (16)	The allocation of a packet of 16384-65535 bytes failed in block 1 of LPM.
	37	Alloc64KFail2	Block2FreeBytes (16)	The allocation of a packet of 16384-65535 bytes failed in block 2 of LPM.
P M	38	Alloc64KFail3	Block3FreeBytes (16)	The allocation of a packet of 16384-65535 bytes failed in block 3 of LPM.
M U	39	GetSpaceSuccess 0	RequestedSize (16)	The PMMU successfully satisfied in block 0 of LPM a GetSpace() of RequestedSize bytes.
	40	GetSpaceSuccess 1	RequestedSize (16)	The PMMU successfully satisfied in block I of LPM a GetSpace() of RequestedSize bytes.
	41	GetSpaceSuccess 2	RequestedSize (16)	The PMMU successfully satisfied in block 2 of LPM a GetSpace() of RequestedSize bytes.
	42	GetSpaceSuccess 3	RequestedSize (16)	The PMMU successfully satisfied in block 3 of LPM a GetSpace() of RequestedSize bytes.
	43	GetSpaceFail	RequestedSize (16)	The PMMU could not satisfy a GetSpace() of RequestedSize bytes.
	44	GetSpaceFail	TotalFreeWords (16)	The PMMU could not satisfy a GetSpace(). The data event is the total number of words (4 bytes) free in the LPM.
	45	PacketDeallocati on0	Block0FreeBytes (16)	The PMMU de-allocates space in block 0 of the LPM due to a downloading of a packet. The event data is the number of bytes free in the block before the de-allocation occurs.

P	46	PacketDea	Block1FreeBytes (16)	TI DOGGE
M	40	llocation I	Blocks Free Bytes (16)	The PMMU de-allocates space in
M		***************************************		block 1 of the LPM due to a
U				downloading of a packet. The event
		1		data is the number of bytes free in
		Ì	1	the block before the de-allocation
l	47	PacketDea	Block2FreeBytes (16)	occurs.
	77	llocation2	BIOCK2FTeeByles (16)	The PMMU de-allocates space in block 2 of the LPM due to a
		nocanonz		
				downloading of a packet. The event
				data is the number of bytes free in
				the block before the de-allocation
-	48	PacketDea	Block3FreeBytes (16)	occurs.
	40	llocation3	DiocksrreeByles (16)	The PMMU de-allocates space in
		nocanons		block 3 of the LPM due to a
				downloading of a packet. The event
		1		data is the number of bytes free in
				the block before the de-allocation
	49	InsertFro	English - LOC (0)	occurs.
	72	mPMMII	FreeEntriesInQS (8)	A packet identifier is inserted from
		mi iviivi C		the PMMU into one of the queues.
				The event data is the number of free
				entries in the pool of entries before the insertion.
-	50	InsertFro	FreeEntriesInOS (8)	
_		mCU	1 reeEmriesinQs (8)	A packet identifier is inserted from
Q		<i></i>		the CU into one of the queues. The
S				event data is the number of free
				entries in the pool of entries before the insertion.
H	51	InsertFro	FreeEntriesInOS (8)	A packet identifier is inserted from
		mOS	1 recEmmesings (8)	the QS into one of the queues. The
		gs		event data is the number of free
				entries in the pool of entries before the insertion.
	52	InsertPM	FreePMMUcmdEntries	A command is inserted in the
	~-	MU	(4)	PMMU command queue. The event
		1.70	(1)	data is the number of free entries in
c				this queue before the insertion.
υĖ	53	InsertOS	FreeQScmdEntries (4)	A command is inserted in the OS
		1	i reegisemaismi ies (4)	command queue. The event data is
				the number of free entries in this
				queue before the insertion.
				queue before the insertion.

	54	i	To port	
CU	54	insertRTU	FreeRTUcomdEntries (4)	A command is inserted in the RTU command queue. The event data is the number of free entries in this queue before the insertion.
	55	ResponseInsert	NumOfResponses (1)	One or two responses are inserted in the response queue. The event data NumOfResponses codes how many (0:one, 1:two).
	56	Activate	NumPMUownedCtx (3)	A context becomes SPU- owned. The event data is the current number of PMU- owned contexts before the activation.
RTU	57	PreloadStarts	SIUlatency (8)	A pre-load of a context starts. The event data is the number of cycles (up to 255) that the RTU waited for the first header data to preload is provided by the SIU.
	58	PreloadAccepted	NumOfPreloadsWaitin g (3)	A packet identifier is accepted from the QS. The event data is the number of valid entries in the new packet table before the acceptance.
	59	CommandWaits	CommandWaitCycles (8)	A command from the CU is ready. The event data is the number of cycles (up to 255) that it waits until it is served.
LPM	60	ReadSIU	SIUwaitCycles (3)	The SIU performs a read into the LPM. The event data is the number of cycles (up to 7) that it waits until it can be served.
DX 1V1	61	WriteSIU	SIUwaitCycles (3)	The SIU performs a write into the LPM. The event data is the number of cycles (up to 7) that it waits until it can be served.

Table 1: Events probed for performance counters

Block	#	Name	Description
		HeadAlwaysValid	The IBU always provides a valid packet. The packet
IBU	0		provided is a 16-byte packet, from devide Id 0, with
			the $3^{rd}$ byte 0, and byte $i$ ( $i=415$ ) to value $i$ .
		HeadAlwaysValid	The OBU always provides a valid packet. The packet
	4		provided is a 16-byte packet, from devide Id () with
			the $3^{rd}$ byte 0, and byte $i$ ( $i=415$ ) to value $i$ .
OBU	5	AlwaysToDevId0	The OBU hardwires the outbound device identifier to
	Ľ		0.
	6	AlwaysToDevId1	The OBU hardwires the outbound device identifier to
	1		1.
		SimpleAllocation	The PMM performs the following allocation
			mechanism when receives a new packet:
			<ul> <li>64K bytes (1 full block) are always allocated</li> </ul>
			(i.e. the size of the packet is not taken into
			account).
PMM	8		<ul> <li>One bit per block indicates whether the block</li> </ul>
			is busy (i.e. it was selected to store a packet).
		1	The download of that packet resets the bit.
			<ul> <li>If more that non-busy block exists, the block</li> </ul>
			with the smallest index is chosen.
			<ul> <li>If no available blocks exist, the packet will be</li> </ul>
		Automotic Co. 1 ii	dropped.
	16	AutomaticCompletion	Whenever a packet is inserted into a queue (from the
QSY	10		PMM or from the SPU), the Complete bit is
QDI		QueueAlways0	automatically asserted.
	17	QueueAiwayso	When a packet is inserted (from any source), the
		DummyReplyFromOSY	queue will always be queue number 0.  Whenever the CMU receives from the SPU a
		Daminy (epty) 10mQ31	command to the QSY that needs a response back, the
			CMU generates a dummy response and does not send
	24		the command to the QSY.
			The data associated to the dummy response is 0, and
			the context number is the same as the one obtained
CMU			from the SPU.
CMU		DummyReplyFromPMM	Whenever the CMU receives from the SPU a
			command to the QSY that needs a response back, the
1			CMU generates a dummy response and does not send
	25		the command to the QSY.
			The data associated to the dummy response is 0, and
ì			the context number is the same as the one obtained
			from the SPU.

Fig. 40

Architecture block name	Hardware block name
IB	IBU0
OB	OBU0
PMMU	PMM0
LPM	LPM0
QS	QSY0
RTU	RTU0
CU	CU0

Fig. 41

signals are registered by source block unless otherwise specified.

Name	Size	SRC Block	DST Block	Description
Interrupts		DIOCK	DIOCK	
overflowStarted	1	pmm0	exc0	The PMM block decides to store the
overnowstarted	1	piinio	exco	incoming packet into the EPM.
noMorePagesOfXsize	1	pmm0	exc0	No more virtual pages of the size indicated
novioter agesOLAsize	1	phino	exco	
				in the configuration register
	-		-	IntIfNoMoreXsizePages are available.
automaticPacketDrop	1	pmm0	exc0	The PMM block cannot store the incoming
				packet into the LPM and the overflow
				mechanism is disabled.
packetError	1	pmm0	exc0	Asserted in two cases:
				The actual packet size received from the
				external device does not match the value
				specified in the first two bytes of the packet
				data.
				Bus error detected while receiving packet
	İ			data through the network interface or while
				downloading packet data from EPM.
lessThanXpacketIdEntrie	1	qsy0	exc0	Asserted when the actual number of
S				available entries in the QSY block is less
				than the value in the configuration register
				IntIfLessThanXpacketIdEntries.
packetAvailableButNoCo	8	rtu0	exc0	Asserted when a packet identifier is received
ntextP	(P=0			by the RTU from the QSY but there is no
	7)		İ	available context. The level of the interrupt
				(P) depends on how the PMU is configured
Response Generation				
validResponse	1	cmu0	com0	The CMU has a valid response.
responseData	29	cmu0	com0	The response data.
responseContext	3	cmu0	com0	The context number to which the response
				will go.
Context Access				
resetContext	1	rtu0	rgf0,rgf1	All GPR registers in context number
		1	3,- 544	contextNumber are set to 0.
enableRead07	8x1	rtu0	rgf0,rgf1	Read port 07 of context number
			-5.0,.511	contextNumber is enabled.
enableWrite0 3	4x1	rtu0	rgf0,rgf1	Write port 07 of context number
			1910,1911	contextNumber is enabled.
contextNumber	8	rtu0	rgf0,rgf1	The context number, in 1-hot encoding
	ľ	1140	1510,1g11	(LSB bit corresponds to context #0; MSB to
				context #7) being either read (masked load
				or pre-load)
				or bre-road)

Fig. 42

registerToRead07	8x5	rtu0	rgf0,rgf1	The context number, in 1-hot encoding (LSB bit corresponds to context #0; MSB to context #7) being either read (masked load or pre-load) or written (masked store). The contextNumber bus needs to have the correct value at least one cycle before the first enableRead or enableWrite signals, and it needs to be de-asserted at least one cycle before the last enableRead or enableWrite signals. Index of the register(s) to read through read Index of the register(s) to read through read
				ports 07 in context number contextNumber. Validated with the enableRead07 signals.
registerToWrite03	4x5	rtu0	rgf0,rgf1	Index of the register(s) to write through write ports 03 in context number contextNumber. Validated with the enableWrite03 signals.
cluster0readData07	8x32	rgf0,rg f1	rtu0	The contents of the register(s) read through read ports 07 in cluster 0.
cluster1readData07	8x32	rgf0,rg fl	rtu0	The contents of the register(s) read through read ports 07 in cluster 1.
writeData03	4x32	rtu0	rgf0,rgf1	The contents of the register(s) to write through write port(s) 0.3 into context number contextNumber.
Command Reques	t			
statePMMqueue	1	cmu0	dis0,dis1	If asserted, it indicates that a command will be accepted into the PMM queue.
stateQSYqueue	1	cmu0	dis0,dis1	If asserted, it indicates that a command will be accepted into the QSY queue.
stateRTUqueue	1	cmu0	dis0,dis1	If asserted, it indicates that a command will be accepted into the RTU queue.
validCommandCluster 0	1	dis0	cmu0	The command being presented by cluster #0 is valid.
validCommandCluster 1	1	dis l	cmu0	The command being presented by cluster #1 is valid.
commandContextClust er0	2	dis0	cmu0	The context number within cluster #0 associated to the command being presented by this cluster.
commandContextClust erl	2	dis1	cmu0	The context number within cluster #1 associated to the command being presented by this cluster.
commandTypeCluster 0	2	dis0	cmu0	The type of command being presented by cluster #0 (0:RTU, 1:PMMU, 2:QS).
commandTypeCluster 1	2	disl	cmu0	The type of command being presented by cluster #1 (0:RTU, 1:PMMU, 2:QS).
commandOpcodeClust er0	3	dis0	cmu0	The opcode of the command being presented by cluster #0.
commandOpcodeClust er1	3	dis1	cmu0	The opcode of the command being presented by cluster #1.
commandDataCluster0	46	dis0	cmu0	The command data presented by cluster #0.

Fig. 43

commandDataClust	46	disl	cmu0	The command data presented by cluster #1.
erl				The seminante data presented by exaster in the
Context Unstall				
unstallContext	1	rtu0	cp00	The masked load/store or get context operation performed on context number unstalled ContextNum has finished. In case of a get context operation, the misc bus contains the number of the selected context in the 3 LSB bits, and the success outcome in the MSB bit.
preload	provide the second seco	rtu0	ep00	A pre-load is either going to start (bomContext de-asserted) or has finished (bomContext asserted) on context number unstalledContextNum. The misc bus contains the queue number associated to the packet. If the preload starts and finishes in the same cycle, unstallContext, preload and bomContext are asserted.
bornContext	1	rtu0	cp00	If asserted, the operation performed on context number unstallContextNum is a get context or the end of a pre-load; otherwise it is a masked load/store or the beginning of a pre-load.
unstallContextNum	3	rtu0	ср00	For pre-loads (start or end) it contains the context number of the context selected by the RTU. For get context and masked load/stores, it contains the context number of the context associated to the stream that dispatched the command to the PMU (the RTU receives this context number through the CMU command interface).
misc	30	rtu0	ср00	In case of a pre-load (start or end), it contains the 30-bit code entry point associated to the queue in which the packet resides. In case of a get context operation, the 3 LSB bits contain the selected context number by the RTU, and the MSB bit contains the success bit (whether an available context was found).

unstallContext	preload	bornContext	Action
0	0	0	No operation
0	0	1	Never

Fig. 44

0	1	0	Preload starts
0	1	1	Preload ends
1	0	0	Masked Load/Store ends
1	0	1	GetCtx ends
1	1	0	Never
1	1	1	Preload starts and ends in same cycle

Fig. 45

Signals are registered by source block unless otherwise specified.

Name	Size	SRC	DST	Description	
		Bloc	Block		
Network Interface In to	the In D	k		I	
dataValue	128	nip0	ibu0	16B of data	
validBytes	4		ibu0		
	4	nip0	ibuo	Pointer to the MSB valid byte within dataValue	
validData	1	nip0	ibu0	If asserted, at least one byte in dataValue is valid, and validBytes points to the MS valid byte	
rxDevID	1	nip0	ibu0	Device ID of the transmitting device	
error	1	nip0	ibu0	Error detected in the current transaction	
endOfPacket	1	nip0	ibu0	The current transfer is the last one of the packet	
full	1	ibu0	nip0	The buffer in the IBU block is full and it will not accept any more transfers	
Network Interface Out fi (TBD: should the interfa					
dataValue	128	obu0	nop0	16B of data	
validBytes	4	obu0	nop0	Pointer to the MSB (if pattern == 0) or to the LSB (if pattern == 1) valid byte in dataValue	
pattern	1	obu0	nop0	If pattern = 1 && valid = 0, then no valid bytes. If pattern = 0 && valid = 15, then all 16 bytes are valid	
txDevID	1	obu0	nop0	Device ID of the receiving device	
егг	1	obu0	nop0	Error detected in the current transaction	
ready	4	nop0	obu0	Receiving device is ready to accept more data	
Overflow Interface to M	emory			data	
dataValue	128	ibu0	ovl0	16B of data	
overflowStoreRequest	1	pmm0	ovl0	Initiate an overflow store operation	
overflowPageOffset	16	pmm0	ovl0	Offset of the 256B atomic page in the external packet memory	
overflowLineOffset	4	pmm0	ovl0	Offset of the first line in the atomic page	
extract	1	ovl0	ibu0	Extract the next data from the buffer in the IBU	
doneStore	1	ovl0	pmm 0	The overflow operation is complete	
validBytes	4	ibu0	ovl0	Pointer to the MSB valid byte within dataValue	
validData	1	ibu0	ovl0	If asserted, at least one byte in dataValue is valid, and validBytes	

Fig. 46

				points to the MSB valid byte	
rxDevID	1	ibu0	ovl0	Device ID of the transmitting device	
error	1	ibu0	ovl0	Error detected in the current transaction	
endOfTransaction	1	ibu0	ovl0	The current transfer is the last one of the transaction	
packetSizeMismatch	1	ovl0	pmm0	The SIU detects a packet size mismatch while overflowing a packet.	
Overflow Interface from	n Men	iorv		white overnowing a packet.	
dataValue	128	ovl0	obu0	16B of data	
validBytes	4	ovl0	obu0	Pointer to the MSB (if pattern == 0) or to the LSB (if pattern == 1) valid byte in dataValue	
pattern	1	ovl0	obu0	If pattern == 1 && valid == 0, then no valid bytes. If pattern == 0 && valid == 15, then all 16 bytes are valid	
overflowRetrieveRequ est	1	pmm0	ovl0	Initiate an overflow retrieve operation	
overflowPageOffset	16	pmm0	ovl0	Offset of the 256B atomic page in the external packet memory	
overflowLineOffset	4	pmm0	ovl0	Offset of the first line in the atomic page to be used	
sizePointer	4	pmm0	ovl0	Offset of the byte in the line that contains the LSB byte of the size of the packet	
doneRetrieve	1	ovl0	pmm0	The overflow operation is complete	
full0	1	obu0	ovl0	The buffer in the OBU block associated to outbound device identifier 0 is full	
full1	1	obu0	ovl0	The buffer in the OBU block associated to outbound device identifier 1 is full	
еггог	1	ovl0	obu0,p mm0	Error detected on the bus as packet was being transferred to outbound device identifier txDevID	
txDevID	1	pmm0	ovl0	The outbound device identifier	
Local Packet Memory I	nterfa				
dataValue	128	lmc0	lpm0	16B of data	
dataValue	128	lpm0	lmc0	16B of data	
read	1	lmc0	lpm0	Read request. If read is asserted, write should be de-asserted	
write	should be de-asserted. When y		Write request. If write is asserted, read should be de-asserted. When write is asserted, the data to be written should be available in dataValue		
dataControlSelect	1	lmc0	lpm0	If asserted, it validates the read or	

Fig. 47

			7	write access	
lineAddress	14	lmc0	lpm0		
valid	1	lpm0	lmc0		
, and	1	ipino	inico	Access to the memory port (for read or write) is granted	
Local Packet Mem	on:Mamo	n Rue In	tarfaca (	prin	
dataValue	128	lmc0	rtu0	16B of data	
dataValue	128	rtu0	Imc0	16B of data	
read	1	rtu0	lmc0		
				Read request. Asserted once (numLines has the total number of 16-byte lines to read)	
write	1	rtu0	lmc0	Write request. Asserted on a per-line basis. When asserted, dataValue from RTU should have data to be written	
line Address	14/32	rtu0	lmc0	Line to initiate access from or to	
numLines	4	rtu0	lmc0	Number of lines to read. If numLines == X, then X+1 lines are requested	
valid	1	lmc0	rtu0	Access to the operation is granted	
backgndStream	1	rtu0	lmc0	Background operation implying only the 14	
				LSB bits of the line address are used, or streaming operation implying all 32 bits are used	
byteEnables	16	rtu0	lmc0	Byte enables. Used only for writing. For reading, byteEnables are 0xFFFF (i.e. all bytes within the all the requested lines are read)	
SPU Command Inte	rface thro	ugh the (	MU		
read	1	lmc0	cmu0	Read request. If read is asserted, write should be de-asserted	
write	1	lmc0	cmu0	Write request. If write is asserted, read should be de-asserted	
dataValue	32	lmc0	cmu0	4B of data	
dataValue	32	cmu0	lmc0	4B of data	
dataControlSelect	1	lmc0	cmu0	If de-asserted, it validates the read or write access	
lineAddress	7	lmc0	cmu0	Address of the configuration register	
valid	1	cmu0	lmc0	CMU notifies that dataValue is ready	
Performance Counte			h the CN		
eventA	6	????	cmu0	One of the two events (A) requested to be monitored	
eventB	6	????	cmu0	One of the two events (B) requested to be monitored	
eventDataA	16	cmu0	????	The data associated to event A, if any. This value is meaningful when the corresponding bit in the event Vector is asserted.	

Fig. 48

eventDataB	16	cmu0	????	The data associated to event B, if any. This value is meaningful when the corresponding bit in the eventVector is asserted.
eventVector	64	cmu0	????	The event vector (1 bit per event). LSB bit corresponds to event# 0, MSB bit corresponds to event# 63.
On –Chip Instrumen	tation (OCI)	Interface t	hrough the (	CMU
(TBD)		T		

Fig. 49






Fig. 50







## Selection Based on Instruction Types




Fig. 53